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Intel’s Products for Servers 
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How Did Interconnects Evolve? 
  Evolution to more bandwidth, more usable bandwidth 
  Natural evolutionary trajectory 
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Interconnection Issues Today 
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Evolving to Network-on-Chips (NoCs) 
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Why NoCs? 
  Next step in on-going evolution 
  Advantages as seen in large-area networks: 
  Scalable to many actors 
  Scalable to comparatively long distances 
  Suitable for homogeneous and heterogeneous systems 
  Well-understood theory and implementation 
  Key principles: 
  Separate computation and communication concerns 
  Packet-based communication 
  Adjusted to on-chip medium peculiarities  
(area, power, bandwidth, latency) 
Giovanni De Micheli – DAC 2010 – Anaheim, CA  
9 
The Birth of the NoC Idea 
  Architecture: 
  Dally et al. 
?  Parallel computing and wormhole routing 
  Greiner et al. 
?  SPIN, the first NoC realization 
  Agarwal et al. 
?  RAW architecture 
  Design Automation: 
  Benini et al. 
?  The NoC Manifesto and the first NoC synthesis tool 
  Carloni et al. 
?  Separating computation and communication with latency-insensitive design 
  Goossens et al. 
?  Æthereal: Support of QoS in NoCs 
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NoC-Based Chip Implementations 
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From Research to Products 
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Intel Polaris 
2007, 80-core 
8x10 mesh NoC, 
~365 GB/s aggr. 
@ 5.7 GHz 
RESEARCH 
Intel Single-Chip 
Cloud Computer 
2009, 48-core, x86 
6x4 mesh NoC, 256 
GB/s bisection 
RESEARCH 
Intel “Knights 
Corner” 
2011, 50-core, x86 
PRODUCT 
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Industry Traction 
  Large semiconductor vendors 
  Intel: multicore x86 
  STMicro: STNoC for SoCs 
  NXP: Æthereal (now w/Virage/Synopsys) 
  Research efforts by many other players 
  IP vendors 
  ARM’s AMBA 3 and 4 
  Sonics 
  Arteris 
  Silistix 
  NoCs in use today in products by TI, Toshiba, … 
  Specialized product vendors 
  Tilera, Recore, … 
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The NoC Framework 
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Software Services 
  NoC monitoring 
  Performance 
  Faults 
  Thermal management 
  Debug traces (Goossens 08-10) 
  NoC configuration 
  Performance 
  Power management 
  Security (Fiorin 08) 
  Fault management 
  NoC kernel driver / middleware (Coppola) 
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Architecture / IP 
  Basic library of NoC RTL 
  Switches (routers) 
  Network Interfaces 
  Links 
  More advanced functionality available 
  Firewalls 
  Frequency converters 
  Width converters 
  Memory schedulers 
  Off-chip interfaces 
  Debugging/verification probes 
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Network Interfaces 
  Interface core protocol with NoC 
  Packeting/unpacketing 
  Programmability 
  Control-intensive 
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Switches 
  Routing 
  Buffering 
  QoS / prioritization 
  Mostly datapath 
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  Wire segmentation by topology design 
  Put more switches, closer 
  Adds a lot of overhead 
  Wire segmentation by repeater insertion 
  Flops/relay stations to break links - cheaper 
  However, repeaters still impact perfomance 
Links 
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A Complete NoC Instantiation 
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Sonics Inc. 
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Physical Implementation 
  Timing 
  Synchronous – multi clock 
  Mesochronous 
  Asynchronous 
  GALS 
  Link design 
  LVDS, repeaters 
  Fault tolerance 
  Coding 
  Redundancy 
  Retransmission 
  Variability tolerance 
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EDA Tools 
  Need for cohesive EDA flow 
  Objectives: 
  Faster design time 
  Better Quality of Results 
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Verification 
Tools 
Synthesis 
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NoC Synthesis Flow 
iNoCs 
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New Frontiers 
  NoCs for 3D chips 
  Optical NoCs 
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IBM 08 
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Summary 
  NoCs: from an idea to presence in products 
  Evolution of bus-based architectures 
  Streamlined, effective means of communication 
  NoCs address some of the hard problems in very 
large chip design (Both ASIC and FPGAs) 
  Fewer design starts for large ASICs 
  Growing market of complex FPGA implementations 
  NoC design is complex 
  NoC design must be supported by IP, tools and flows 
  Evolving market for EDA and key opportunity 
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Everything is connected ! 
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